Regviz

Silicon Labs /SiM3_NRND /SIM3C164_B /I2C_0 /SCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/I2C_0/SCONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SETUP0HOLD0SCLL0SCLLTIMER

Description

SCL Signal Configuration

Fields

SETUP

Data Setup Time Extension.
HOLD

Data Hold Time Extension.
SCLL

SCL Low Time Extension.
SCLLTIMER

SCL Low Timer Bits [3:0].

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data